Divide by Evens Clock Generator
Easy · Sequential · SystemVerilog
Design a module that, from the input clock, generates three output clocks with $2\times$, $4\times$, and $6\times$ its period.
While {resetn} is active all outputs are held at $0$. When it deasserts, each output begins a fresh period — a period interrupted by reset restarts rather than resuming.