Multiplier Select
Easy · Sequential · SystemVerilog
Design a multiplier module that can perform multiplication operations on two different pairs of operands ({a1}$×${b1} or {a2}$×${b2}) based on a selection signal. The module should output a {result} that represents the product of the selected operand pair after one clock cycle.