Fizzbuzz
Easy · Sequential · SystemVerilog
Design a module that counts incrementally every clock cycle and determines whether or not the counter value is evenly divisible by parameters {FIZZ}, {BUZZ}, or both.
The counter value should monotonically increase when the reset signal {resetn} is de-asserted. The counter sequence is expected to start from $0$ and restart when {MAX_CYCLES} is reached.