Edge Detector
Easy · Sequential · SystemVerilog
Design a module that pulses {dout} one cycle after the rising edge of {din}. A pulse is defined as writing a single-cycle $1$ as shown in the examples below. When {resetn} is asserted, the value of {din} should be treated as $0$.